Field-Programmable Gate Arrays

  1. Home
  2. Field-Programmable Gate Arrays
15254 Threads Posts
to

JTAG pins of the xc2s200E for user I/O

I'm implementing some Image Processing algorithms in VHDL, I'm testing these algorithms on the FPGA Spartan IIE xc2s200...
7 comments posted 19yrs
posted by adrianotamburo
7 comments posted 19yrs posted by adrianotamburo

SDF sim failure: 8.2i/Spartan-3

Anyone happen to know if there are any problems with sdf simulation for Spartan-3? This works a lot of the time for me,...
2 comments posted 19yrs
posted by eml
2 comments posted 19yrs posted by eml

Virtex-5 DSP48 - fun while sick at home

the "E" in DSP48E stands for enhanced, at allows way more fun with the DSP48 block like today I had to stay home (catch...
0 comments posted 19yrs
posted by antti
0 comments posted 19yrs posted by antti

Xilinx PCIe 8-lane endpoint constraints

Hi! The datasheet of the Xilinx PCIe endpoint core states that an 8-lane configuration requires an FX60. The size of th...
3 comments posted 19yrs
posted by news
3 comments posted 19yrs posted by news

EDK - XPS 8.1i segmentation

Hi, I installed XPS - EDK 8.1i in my WinXP machine. When I try to call XPS the DPS window appears, and dissapears withi...
2 comments posted 19yrs
posted by jaime.aranguren
2 comments posted 19yrs posted by jaime.aranguren

FIR filter generic

Hi. I am trying to write generic VHDL code for FIR filter. generic parametars should be word_length, filter_order. Can...
6 comments posted 19yrs
posted by Zorjak
6 comments posted 19yrs posted by Zorjak

A very nice free browser to try...

Hi Guys, There's a very nice browser that is called Smart Bro. I think this browser is the best browser in the market....
0 comments posted 19yrs
posted by bassamjarad
0 comments posted 19yrs posted by bassamjarad

LIST OF FPGA PRODUCERS AND TOOLS DEVELOPERS

A USEFUL LIST OF FPGA PRODUCERS AND TOOLS DEVELOPERS IS AVAILABLE FOR YOUR USE AT : http://webservicesfree.com/science/F...
0 comments posted 19yrs
posted by smart_outsourcing
0 comments posted 19yrs posted by smart_outsourcing

Microblaze uclinux Kernel panic

Hi I'm trying to porting uclinux using microblaze 4.0. When I try to run the OS I've got the following error message. K...
9 comments posted 19yrs
posted by francesco.poderico
9 comments posted 19yrs posted by francesco.poderico

Fixing Down Parts of Logic in ISE (8.2)

Hi I am working on some Spartan3 projects using ISE8.2 on WindowsXP. One of the designs (XC3S4000) instantiates a core...
3 comments posted 19yrs
posted by marc_ely
3 comments posted 19yrs posted by marc_ely

Fastest ISE Compile PC?

Has anyone recently done any benchmarking of Windows PC's for Xilinx ISE Compiles? Is ISE multithreaded? Can it use mul...
17 comments posted 19yrs
posted by marc_ely
17 comments posted 19yrs posted by marc_ely

How to avoid negative slack.

Hi, The static timing analysis report for my design is as follows: From: DAT_FSM/FULL_TEMP:CLK To: DAT_FSM/count[10]:D...
1 comments posted 19yrs
posted by himassk
1 comments posted 19yrs posted by himassk