Hi,
I have an VHDL toplevel entity with multiple architectures. If I try to synthesis this with the Xilinx ISE 6.3i and the XST Synthesis Tool, then only the last architecture will be synthesized.
Therefore my question: Is it possible to select the architecture that will be synthesized and how this work?
Best Regards Mathias