I trying to integrate an IP block from a client and it has a ton of clock crossing, most of which are probably OK. Up to now, I've run the Xilinx tools in an iterative mode - set constraints, run Translate, Map, P&R, then look at the timing report to find
*some* unconstrained paths.Is there a Xilinx tool that will look at the Xst output and the UCF file and report the unconstrained paths without going through the time required to run (and rerun) Translate, Map, PAR?
Thanks!
John Providenza