I have some questions about xilinx ISE/EDK and modelsim simulation. I'm looking for advice/pointers.
I'm an reformed software guy, and my perspective is from using a lot of open source tools like linux and gcc. I've done a lot of linux kernel work so I'm familiar with big project trees, makefiles, etc...
I'm sort of suprised by the state of EDA tools. I've recently spent a little time working with ISE & EDK and trying to get model to simulate a virtex 4.
[To me, it seems like all the tools have their fingers in all the files and things are spread all out and it's *really* difficult sometimes to debug when a flow does not work or modelsim gives you a cryptic messages like "need to recompile blah because foo has been updated".]I've spent a lot of time with iverilog (icarus) and cver, using gtkwave and makefiles. This is a simple flow which works very reliably. But when I plug the files into ISE I end up with a large tree of who knows what (well, I do know, but you get the point). And when you add modelsim, it just gets worse.
Is there any place (a boot, website,etc...) which describes what happens when I "compile libraries" in ISE or EDK? what get produced? are the files in a standard form? why do they need to be compiled? (I'm guessing that somehow magic private behavior models are secretly passed in a machine readable form to modelsim)
(and why on earth the "workspace" library called "work" on the disk, why not "workspace"? is it just me?)
-brad