In this design, and in others I've seen around, the bank bits are MSB.
What would you think about reordering address bits, so that MSB are plugged to row bits: the idea is to avoid the ACTIVE command latency, because MSB [so row bits] are less likely to change.