Hi
I have designed an SDRAM controller and nearly ready to synth and P&R. M question is do I need to add any offset constraints to the ucf? I see tha the Xilinx XAPP134 uses them but the newer DDR designs which are generate using MIG do not. Any info would be appreciated?
Cheers
Jon