Do you have a question? Post it now! No Registration Necessary
Threaded View
Subject
- Posted on
What does + synthesize to?
- 09-01-2003
posted on September 1, 2003, 5:50 am
Reply
Save
Print
Hi all,
Lets assume I'm using a Xilinx Virtex device and I have a VHDL design
that includes the following
a<=b+c;
Will the design tools (I happen to be using Foundation 2.1i) infer a
"simple" adder or will the tools automatically infer an adder that uses
the dedicated carry look ahead logic?? Will that logic be placed
appropriately (i.e. like the ACC and ADD standard components that use
the RLOC constraint)?
Thanks for your help.
Lets assume I'm using a Xilinx Virtex device and I have a VHDL design
that includes the following
a<=b+c;
Will the design tools (I happen to be using Foundation 2.1i) infer a
"simple" adder or will the tools automatically infer an adder that uses
the dedicated carry look ahead logic?? Will that logic be placed
appropriately (i.e. like the ACC and ADD standard components that use
the RLOC constraint)?
Thanks for your help.
Re: What does + synthesize to?
With no synthesis costraints: carry-ribble-adder, because it's the smallest.
With speed-constraints: Depending on the synthesis tool and target
library. Often Carry-Lookahead.
With something like "synthesis pragmas" (supported by Synopsys) you can
manually choose the type of adder.
Ralf
Site Timeline
- » Different types of ASICs?
- — Next thread in » Field-Programmable Gate Arrays
-
- » Compact FIR filters with multiplier blocks?
- — Previous thread in » Field-Programmable Gate Arrays
-
- » Division Algorithms
- — Newest thread in » Field-Programmable Gate Arrays
-
- » Ten 860v Electric Eels Wire Themselves In Series
- — The site's Newest Thread. Posted in » Hobby Electronics Basics
-
XML Sitemap