Hello, I'm trying to implement a bidirectional bus. I've declared the port as inout std_logic_vector, and the simulation shows only "UUU...". Any idea how I control the inout bus?
read: process(clk2x) begin if rising_edge(clk2x) then if read_data = '1' then u_data_o