Is there a mindelay constraint keyword or something similar? My fpga is producing 1 byte with a clock signal going to the pads and I need the data to be on the pads for 5ns, then clock. So I just need a way to delay the clock until data is definitely ready.
Timing constraings: min delay?
Dec 05, 2006
3 Replies
by the way I'm using virtex 4 and I'm having sampling issues. The signal it produces is not that clean for some reason.
produces is not that clean for some reason.
If the data is there for a whole cycle the easy way is to latch it on the opposite clock edge. That should be near the middle of the clock cycle. If that doesn't work, try the other suggestions.
-- glen
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required