I have Xilinx FPGA and need to delay a signal to pad. It is not a clock. I would like to do this in the constraints file, any examples?
I have Xilinx FPGA and need to delay a signal to pad. It is not a clock. I would like to do this in the constraints file, any examples?
would like to do this in the constraints file, any examples?
Have something to add? Share your thoughts — no account required.
Ask the community — no account required