I really wish I could use SystemVerilog to develop RTL in ISE. Do any of the Xilinx folks around know if there there are any plans for this? I've been using SV for some time now and like it much more than either VHDL or plain old Verilog. If there was a beta tester program I would love to use it and file bug reports.
-Luke