On the nice nifty architecture-wizard tool, from within Xilinx Foundation's project manager, is it possible to create verilog instantiation templates rather than VHDL?
The docs suggest no, but I'm curious if there is something I'm not seeing.
Nicholas C. Weaver. to reply email to "nweaver" at the domain
icsi.berkeley.edu