I use synplify 8.8 to synthesis my design. And my design contain xilinx ip core (generated by core generator). My design can be synthesis with XST. But when I use synplify 8.8, synthesis cannot be done successfully. It seems that synplify does recognise xilinx ip core.Do i need to set some option?
Thanks for your help!