Hi, I have an XPS project which allows me to fill BRAM (port A) with data over Ethernet. I then have some custom hardware written in VHDL in the pcores folder and listed in the project repository which uses the 2nd BRAM port (port B) to do some processing and write the output back to BRAM. This part of the project is working well. My problem is that I need to incorporate a Xilinx CoreGen IP core as a module in this custom hardware block and I cant figure out how to do this. I tried adding the .xmp file as an embedded sub-module to an ISE project but the 'Instantiation Template' that was produced didn't contain the output ports of the custom block that weren't connected to a bus. Similarly when I tried creating a peripheral (in XPS) the wizard would only let me connect to a bus and not directly to the 2nd unused port of the BRAM. I hope my explanation is clear. Any help on this would be great.
Thanks, S.