Hi, while i was synthesizing a simple shift register i got an odd behavior. The device i'm using is a virtex2pro (xc2vp2) the verilog i've used is:
module shift_reg(clk, in , out); parameter DIM=16; input clk, rst, in; output out;
reg [DIM-1:0] SR;
always@(posedge clk) SR