Hello guys, I have a system FPGA in vhdl for the virtex board and would like to generate DDR controller . When i tried to generate a DDR SDRAM controller using the MIg1.5 it give verilog files.and i wasnt able to see any settings for the language selection in the mig too. thanks in advance subin
- posted
17 years ago