Re: How do you initialize signals in VHDL?

If your synthesis tool creates FFs that power up as zero, by default, then you could try this:

process(clk) begin if rising_edge(clk) then if reset_n = '0' then reset_n