Has anyone ever had issues with the RapidIO verilog functional simulation off the Xilinx site? Even though I have my simprim library compiled in my project, the simulator can't find any of the "X_INV" or whatever when I simulate the phy_8_lvds model.