Hi... I wonder how to do timing simulation using ModelSim for Xilinx FPGA. I have finished functional simulation for my VHDL code. If somebody knows it, please let me know.
Hi... I wonder how to do timing simulation using ModelSim for Xilinx FPGA. I have finished functional simulation for my VHDL code. If somebody knows it, please let me know.
Have something to add? Share your thoughts — no account required.
Ask the community — no account required