Hi,
How do I setup synopsys_sim.setup for simulating both Verilog and VHDL using VCS for a Xilinx FPGA?
I need for instance have SIMPRIM point to both the VHDL and the Verilog compiled library path, I did try using a : and simply append them but it failed.
/michael