I've defined this signals:
signal accu : std_logic_vector(31 downto 0) := (others => '0'); signal data : integer range 0 to 255 := 0;
Within a process, which is triggered with like this:
if clk'event and clk = '0' then
I try to shift the accu (I'm trying to build a CPU) :
accu