Hi all, does anybody know how partial reconfiguration is carried out in new Xilinx FPGAs (Spartan3 and Virtex4)? These devices have no internal three-state buffers or bus macros, so is there a way to avoid contentions during reconfiguration?!?
Thanks, Antonio