Hi folks-
I was wondering if it is possible to reconfigure a Spartan 3 during operation without losing the BRAM contents or overwriting it. Is this possible with other FPGAs? Column-wise reconfiguration, would work, I suppose.
Jake
Hi folks-
I was wondering if it is possible to reconfigure a Spartan 3 during operation without losing the BRAM contents or overwriting it. Is this possible with other FPGAs? Column-wise reconfiguration, would work, I suppose.
Jake
Spartan-3 FPGAs only support column-wise reconfiguration. As long as you avoid reconfiguring the DCM/Block RAM columns, you should be okay.
-- SKK
I have been meaning to send you an email to ask if the Spartan 3s are supported for modular reconfiguration yet. How is that going? I seem to recall that there were a couple of things that had to be resolved before the work could even begin. One was a "bug" or some aspect of the ISE software and the other was a work around for the fact that Spartan
3s don't have any tristate buffers. Have either of these issues been worked? How close are we to having a solution?
The modular support using bus macros is not supported currently. It is supported via the "bitgen -r" approach, as described in the following Answer Record.
Is partial reconfiguration supported on Spartan-3 devices?
--------------------------------- Steven K. Knapp Applications Manager, Xilinx Inc. General Products Division Spartan-3/II/IIE FPGAs
--------------------------------- Spartan-3: Make it Your ASIC
Unfortunatly I was not trying to do "partial" reconfiguration, but rather "modular" reconfiguration which seems to not be supported according to the answers record. At the time we last discussed this, I thought you had indicated that Xilinx was committed to supporting modular reconfiguration in the Spartan 3 devices. Is that no longer the case?
Have something to add? Share your thoughts — no account required.
Ask the community — no account required