hi,
how i can prevent netgen (ise7.1i) from renaming std_logic_vector ports like this
X1_CON(7 downto 0) -> X1_CON_0_Q, X1_CON_1_Q, X1_CON_2_Q, ....
any ideas ?
-- Dr.-Ing. A. Wassatsch Max-Planck-Institut für Physik München email : snipped-for-privacy@mppmu.mpg.de Dept. Electronic
Tel/Fax.: ++49+89 32354 271/444 Föhringer Ring 6
mobil : 0170 92 05 801 80805 Munich (Germany)