netgen port renaming

hi,

how i can prevent netgen (ise7.1i) from renaming std_logic_vector ports like this

X1_CON(7 downto 0) -> X1_CON_0_Q, X1_CON_1_Q, X1_CON_2_Q, ....

any ideas ?

--
Dr.-Ing. A. Wassatsch                  Max-Planck-Institut für Physik
München
 Click to see the full signature
Reply to
wa11
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.