Need help with using inout (bi-dir) in VHDL for Xilinx FPGA

Apr 06, 2004 1 Replies

Rate this thread:

sg 22 years ago

Hi All -

I am trying to use bi-directional I/O pin in VHDL (inout). When I run it through the Xilinx ISE, in the Pad report it converts the inout pin as output. Is there any sample example/code which I can try to make sure I am not writing something incorrect. Thanks.

- Sunil

Vote

A Beaujean 22 years ago

Are you sure you use the pin for internal logic ?

Vote

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required