Hello, I have a problem about set up inout port when i simulate vhdl code It is not work so i want to know how to write vhdl code ( set pin to inout and it is work) also i try to use tristate but It is not work too. maybe i miss something in the code and i don't know. help me please thank you
I can't set inout port in vhdl code
Nov 12, 2004
2 Replies
check out the fpga faq and specifically this link
formatting link
You might also try posting this to comp.lang.vhdl. What the heck, I'll do it for you...
Rick "rickman" Collins
rick.collins@XYarius.com
Ignore the reply address. To email me use the above address with the XY
removed.
Arius - A Signal Processing Solutions Company
Specializing in DSP and FPGA design URL http://www.arius.com
4 King Ave 301-682-7772 Voice
Frederick, MD 21701-3110 301-682-7666 FAX
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required