====== URGENT ======
I have a small query and if possible do help me on this issue.
| |FPGA |========= | -->| Din Processor| | This is my dual port memory data line |
Interface Bidir IO datalines to dualport RAM within FPGA - URGENT
Jun 21, 2004
1 Replies
I'm assuming a synthesis tool cannot work with the 'process' block as you have it coded. Otherwise, you may find support in comp.lang.vhdl forum.
You should describe the registered input path as one process, the registered output path as another, and the tristate as a continous assignment.
-- Registered Input path process(ebmclk) begin if (ebmclk'event and ebmclk='1') then datain HAPPENS
/ 7\'7 Paulo Dutra (paulo.dutra@xilinx.com)
\ \ ` Xilinx hotline@xilinx.com
/ / 2100 Logic Drive http://www.xilinx.com
\_\/.\ San Jose, California 95124-3450 USA
Join the Discussion
Have something to add? Share your thoughts — no account required.
Didn't find your answer?
Ask the community — no account required