Hi guys
I'm trying to synthesize processor core with ROM and RAM in the VirtexE FPGA.
I've created RAM memory using VirtexE Block RAM resources by means of 'Single-Port Block Memory Core Generator' in Xilinx ISE.
My problem is that VirtexE memory supports only 'Read-after-Write' mode. In this mode, what has been written to the memory is transferred on the active clock edge to the output port of the memory immediately after assertion of 'Write Enable' input.
I need to interface this memory to the processor which accepts all values coming from the RAM, therefore 'No-Read-on-Write' mode, where input data are not transferred to the output of the memory after successful write, should be used.
'Read-after-Write' causes invalid values to be transferred to the processor after each write to the RAM.
Does anyone know how to overcome this problem?
Thanks! Wojt