Hi,
How can I initialize the Xilinx BlockRAMs without changing the Cores in the CoreGenerator? The solution suggested by ModelSim does not work because the Memory array is not visible in the Workspace. Does anyone have solved the same problem before? Thanks for your suggestions.
Regards, David