Hi
Virtex-5 seems to support AC/differential signal debugging via JTAG scan but I am not finding any closer documentation about it in Xilinx docs?
is some document just not yet published or =EDs the 1149.6 support not working and has been obmitted from the documents (like the EFUSE what is in silicon? but apparently not working)
Antti