How to use systemc together with VHDL or Verilog?

I am interesting in the systemc's using on the simulation.But I can't find any literal about how to use systemc together with VHDL or Verilog. Anybody can help? Best Rgds. wosiqiu

Reply to
wosiqiu
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.