Hi,
I am presently involved in a project dealing with a pretty large design in a Stratix II GX chip with a Nios II processor. Is there anyway to perform hardware in the loop simulation where the Nios II would be running on a board while modelsim is simulating the design ? Does anyone have an advice as to how simulation times could be improved when involving Nios II processor ?
Best regards,
JF Hasson