1. Home
  2. Field-Programmable Gate Arrays
  3. Generating PAD report very slow

Generating PAD report very slow

Hello,

I'm building a project with Xilinx ISE 8.2.02i. During "Implement Design" the process stalls for about 5 minutes after "Generating PAD report". CPU/Memory usage during this time is about 10-20%.

Any hints?

Regards,

Norbert Stuhrmann

Reply to
Norbert Stuhrmann
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.