Hi I was using 'define in my verilog file, while trying to compile the code using Xilinx ISE 7.1 I was getting error ?
Could anyone please help me in this regard
Rgds bijoy
- posted
16 years ago
Hi I was using 'define in my verilog file, while trying to compile the code using Xilinx ISE 7.1 I was getting error ?
Could anyone please help me in this regard
Rgds bijoy
using Xilinx ISE 7.1 I was getting error ?
`define or 'define? Make sure you're using the correct tick.
Also, please post the exact error message it gave, and any code that might come before the error.
Cheers, Jon
ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.