Hi all,
What would be the optimal way, in terms of device utilization and=20 functionality, to exstend the length of the time a signal is asserted=20 from one clock cycle to four clock cycles. I.e. [pseduo code:] if signal_a is asserted then signal_b is asserted for four clk;
Is it possible to accomplish the function by utilizing an SRL16, or is=20 there a better solution? Or should I simply create four delayed versions =
of signal_a, and OR them together to form signal_b?
I'm working with a Virtex-2 device.
regards
--=20
----------------------------------------------- Please remove the x's in the email address if replying to me personally.
Johan Bernsp=E5ng, snipped-for-privacy@xfoix.se