M Marlboro 19 years ago Follow post Save Hide Report Assume we have this VHDL model process(sig) begin if ( sig = '1' ) then q
M Mike Treseler 19 years ago Report Show Quoted Text Yes. "sig" is used as an asynch preset *and* a clock. -- Mike Treseler