Hi,
Can anyone point me at a vhdl design for a DDC, Digital Down Convertor, in an FPGA. Preferably free. It should be a wideband design with up to 10MHz and as low as 100KHz bandwidth. Resolution of adc is 14bits. Also it should be possible to synthesise it with the Xilinx Webpack.
Thanks for any help
Jan
There is a free DDC Xilinx core that comes with the ISE tools (not sure about Webpack). It is not a VHDL design though...
/Mikhail
--
--Ray Andraka, P.E. President, the Andraka Consulting Group, Inc.
401/884-7930 Fax 401/884-7950 email snipped-for-privacy@andraka.com"They that give up essential liberty to obtain a little temporary safety deserve neither liberty nor safety." -Benjamin Franklin, 1759
Have something to add? Share your thoughts — no account required.
Ask the community — no account required