T Teo 21 years ago Follow post Save Hide Report Looking to see if anyone out there has verilog or vhdl code that implements the "add on bus." Couldn't find any on opencores.