ACTEL FPGA static timing analysis

I am using actel 1280 FPGA. How to use the Timer to detect set up violations arising due to clock skew between two registers of a counter?