ACTEL FPGA static timing analysis

S

Shyam Sundar 18 years ago

Follow post Save Hide Report

I am using actel 1280 FPGA. How to use the Timer to detect set up violations arising due to clock skew between two registers of a counter?

Reply

Vote

Share

Copy link Twitter Facebook LinkedIn

Post Reply