Do you have a question? Post it now! No Registration Necessary
Subject
- Posted on
SKEW greater than Time period of CLK
- 05-19-2008

Re: SKEW greater than Time period of CLK

a)
Please answer yourself, what would be necessary to prevent Clk-Skew
beeing greater or equal the timeperiode of clock.
b)
A simplified calculation for max clk frequency is
Fmax=1/(signal_delay + skew_delta)
You should be aware that skew_delta may be >0 or <0.
bye Thomas
Site Timeline
- » Problem with Scheduler in Xilkernel.
- — Next thread in » Field-Programmable Gate Arrays
-
- » XILINX Ethernet MAC (URGENT...)
- — Previous thread in » Field-Programmable Gate Arrays
-
- » MachXO2 internal clock tolerance / accuracy
- — Newest thread in » Field-Programmable Gate Arrays
-
- » Altera Cyclone replacement
- — Last Updated thread in » Field-Programmable Gate Arrays
-
- » 18650 battery holder
- — The site's Newest Thread. Posted in » Hobby Electronics Basics
-