Hi,
I wonder if someone could suggest an efficient LUT based signed multiplication algorithm for Virtex FPGAs.
I've implemented an unsigned multiplier using the "computed partial product multipiler" algorithm described at:
Is there some modification that will allow this to perform signed multiplication?
Looking around google hasn't turned up much except a possible suggestion that a booth multiplier might be the way to go. Is this the right approach, and if so, does anyone know of a reference regarding mapping it to LUTs?
Thanks,
Andy.