Hi,
I am new to FPGA design and especially to Xilinx EDK. How does the HWICAP module (on Virtex-II and Virtex-II Pro) accesses its BRAM? Do I have to assign BRAM to my design (with EDK) or is the HWICAP module connected to a dedicated BRAM-block implicitly? Thanks for your help :)
Chris