When DCM gets proper input clock, LOCKED signal is asserted and it works fine. It behaves correctly when the input clock changes are too wide to maintain the lock: in this situation LOCKED signal gets de-asserted. BUT in the situation when the input clock stops LOCKED signal is not de-asserted and stay asserted. My question is: does LOCKED signal in Spartan3 DCM require any clock at the input to be de-asserted?
All comments are welcome, Regards Wojtek