Hi,
I have a question regarding the way the Xilinx blockset interprets wires: Are they considered to be parallel or serial? For example: the AddSub block requires a number of bits to operate on. Does that mean that all of these bits must be provided in parallel or is the block serially operated with a clock? If it is in parallel, is there a way to make the blocks operate serially?
Thank you,