Xilinx ML402

14 discussions on ElectronDepot about the Xilinx ML402: what owners asked, what went wrong, and what fixed it.

What owners report

xilinx bram instantation template in vhdl?

I want to create a 1152 by 6 bit rom and I want to usea bram. It can be clocked or not clocked, but I'd prefernot clocked. Can someone point me to a template?Something like this takes a long time to synthesize...library IEEE;use use entity...

Camera link interface

Hello,I've implemented a camera link deserializer interface based on avirtex 4 FPGA (using ML402 development board). I'm using the LVDS 2.5V inputs of the board and a cable with one end open.The module works fine when i use a short cable....

USB2 camera to Xilinx ML40x boards

Does any one have any software (or experience) to share (or sell) concerning bringing a USB2 camera image into a XILINX ML401, ML402, or ML403 board.Many thanks,Brad SmallridgeAi Vision

Download the contents of the FPGA's RAM block

I have FPGA DSP design that has several RAM blocks. What is theeasiest way to transfer the content of the RAM to the PC? I am usingXilinx Virtex-4 ML402 board with Platform Cable USB.Thanks,Dan

FPGA board connected to CMOS chip: ESD hazards?

I need to connect the Xilinx ML402 board to the 3.3V CMOS chip. I amconcerned about the ESD that could burn the CMOS chip.I am concerned about the possibility of the ESD when CMOS is beingconnected or disconnected from the FPGA board's...

All discussions