Signal <foo> is assigned but never used. XST Warning help
Hello, I am currently working on a Verilog module within ISE and Modelsim, and within this module it gives me the error...
2 comments
posted 19yrs
posted by mwiesbock
2 comments
posted 19yrs
posted by mwiesbock