Latest threads in Field-Programmable Gate Arrays

Sscanf replacement for xilinx EDK

Dear All, Does anyone know of a replacement for the standard C sscanf() function? I need to use this function, but it t...

4 19yrs

jmariano65

4 19yrs jmariano65

differential pins assignment in Synplify fro altera device

Ive got differential signal ALE (composed from ALE_P and ALE_N) like in attached vhdl entity: entity top is PORT( ALE_p...

1 19yrs

zibixx76

1 19yrs zibixx76

pcis3base, cesys

Hello Group, i am working on a project with a cesys card (PCIS3BASE). My problem is as follows: I wish to run the basic...

0 19yrs

zoshi.s

0 19yrs zoshi.s

Need help: Altera ALTPLL_RECONFIG state machine construction

I've asked for help once before on this topic and was directed to look at Ap Note #367. Unfortunately, when I unzip the...

1 19yrs

rjmyers

1 19yrs rjmyers

WebPACK 9.1i still makes errors with synthesis of BRAMS

Hello all, This is a repeat from article 111605 from November 6-th to this group, see http://www.fpga-faq.com/archives/...

1 19yrs

user

1 19yrs user

Is microblaze able to change heap_size?

Hi, I have written in this chat a pair of threads about Sdram and heap_size. I want to say that I think that heap_size...

6 19yrs

pbantunez

6 19yrs pbantunez

How to configure SPI FLASH using Spartan-3E?

I have a system with a Spartan-3E with an SPI flash. I have been using the xspi.exe DOS program to configure the SPI fl...

3 19yrs

sven

3 19yrs sven

Altera Quartus II v7.0 under openSUSE 10.2

The Altera Quartus II 7.0 software is officially only supported under Red Hat Linux Enterprise 3 and 4 and SUSE Linux E...

1 19yrs

n07W17+mgk25

1 19yrs n07W17+mgk25

How to drop a Ethernet Packet in Xilinx EMAC

Hi, I am using a Xilinx Ethernet MAC core on the OPB Bus. I would like to know how to drop an ethernet packet. I read t...

1 19yrs

get2venu

1 19yrs get2venu

Timing constraints with asynchronous clocks

I need help solving a timing problem. I have two clocks one a fast one and a slower one, fclk and sclk. I use two flip...

2 19yrs

mhs000

2 19yrs mhs000

Modelsim simulation progress in batch/command line mode?

Is there a way I can get ModelSim to display the time progress of the simulation when it's running in command line/batch...

5 19yrs

mhs000

5 19yrs mhs000

interrupt handler on the Xilkernel PPC405

hallo, people, I am a beginner on Xilkernel running on PPC405-Virtex 4. I just want to get interrupt generated from the...

4 19yrs

joy95075

4 19yrs joy95075

Memory Resource in SDRAM

Hello, my question is the following: I have created an application created in SDRAM in which I do "xil_malloc(16*4096)"...

0 19yrs

pantgom

0 19yrs pantgom

Problem with writing values to SRAM from XMD

Hello! I am using a board with Virtex4 PPC405, external asynchronous SRAM memory and EDK 8.2i. If application program r...

2 19yrs

plyaskin

2 19yrs plyaskin

Increase Memory Resource in SDRAM.

Hi, I have a project with a big requeriment of memory. So I have decided to generate a linker script with every section...

5 19yrs

pbantunez

5 19yrs pbantunez

Field-Programmable Gate Arrays

Worth reading in Field-Programmable Gate Arrays