Xilinx Webpack 9.1i.03 Verilog synthesis bug?

May 13, 2007 2 Replies

For the combinational-logic of my state-machine, if I use an always @*, Xilinx XST erroneously optimizes/removes the logic, and then rips out any downstream load-logic.



reg [6:0] s_instr_category;



// The "BAD" state-machine always @* begin : state_machine //


For the combinational-logic of my state-machine, if I use an always @*, Xilinx XST erroneously optimizes/removes the logic, and then rips out any downstream load-logic.

reg [6:0] s_instr_category;

// The "BAD" state-machine always @* begin : state_machine //

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required