I have a custom board using Xilinx VirtexII. i'm using a master-serial mode. After power on reset(Power status is good) cclk must output clock. But clock just logic high. I can't find why clock is not out! Thanks to read my poor English message.
18 years ago