Verification using Chipscope

Oct 06, 2005 1 Replies

Rate this thread:

Anuja 20 years ago

Hi All Is it possible to send test vectors through Chipscope to the FPGA via JTAG and then get outputs to verify the functionality of the desgin configured? Can anyone please explain? Anuja

Vote

sovan 20 years ago

pulse train can be sent using vio but it is limited to length of 16. I think it is because of SRLs being use in vio? any one any idea?

Vote

Join the Discussion

Have something to add? Share your thoughts — no account required.

Didn't find your answer?

Ask the community — no account required